@manakin

First covered a simple instance of sequential circuits called SR latches (two cross-coupled NOR gates) that experiences awkward behavior when R & S are asserted [Q & Ǭ = 0].

1 reply

0 recast

0 reaction